| 1 | Kernel driver `i2c-i801.o' |
|---|
| 2 | |
|---|
| 3 | Status: Tested and stable. |
|---|
| 4 | Block reads/writes lightly tested. |
|---|
| 5 | HW PEC support Beta. |
|---|
| 6 | I2C Block Read support Beta. |
|---|
| 7 | |
|---|
| 8 | Supported adapters: |
|---|
| 9 | * Intel 82801AA and 82801AB (ICH and ICH0 - part of the |
|---|
| 10 | '810' and '810E' chipsets) |
|---|
| 11 | * Intel 82801BA (ICH2 - part of the '815E' chipset) |
|---|
| 12 | * Intel 82801CA/CAM (ICH3) |
|---|
| 13 | * Intel 82801DB (ICH4) |
|---|
| 14 | * Intel 82801EB/ER (ICH5) |
|---|
| 15 | * Intel 6300ESB/ESB2 |
|---|
| 16 | * Intel 82801FB/FR/FW/FRW (ICH6) |
|---|
| 17 | * Intel ICH7/ICH8/ICH9 |
|---|
| 18 | * Intel EP80579 (Tolapai) |
|---|
| 19 | * Intel 82801JI (ICH10) |
|---|
| 20 | * Intel PCH |
|---|
| 21 | Datasheets: Publicly available at the Intel website |
|---|
| 22 | |
|---|
| 23 | Authors: Frodo Looijaard <frodol@dds.nl>, Philip Edelbrock |
|---|
| 24 | <phil@netroedge.com>, and Mark Studebaker <mdsxyz123@yahoo.com> |
|---|
| 25 | |
|---|
| 26 | |
|---|
| 27 | Module Parameters |
|---|
| 28 | ----------------- |
|---|
| 29 | |
|---|
| 30 | * force_addr: int |
|---|
| 31 | Forcibly enable the ICH at the given address. EXTREMELY DANGEROUS! |
|---|
| 32 | |
|---|
| 33 | |
|---|
| 34 | Description |
|---|
| 35 | ----------- |
|---|
| 36 | |
|---|
| 37 | The ICH (properly known as the 82801AA), ICH0 (82801AB), |
|---|
| 38 | ICH2 (82801BA), ICH3 (82801CA/CAM) and later devices |
|---|
| 39 | are Intel chips that are a part of |
|---|
| 40 | Intel's '810' chipset for Celeron-based PCs, |
|---|
| 41 | '810E' chipset for Pentium-based PCs, '815E' chipset, and others. |
|---|
| 42 | |
|---|
| 43 | The ICH chips contain at least SEVEN separate PCI functions |
|---|
| 44 | in TWO logical PCI devices. |
|---|
| 45 | An output of lspci will show something similar to the following: |
|---|
| 46 | |
|---|
| 47 | 00:1e.0 PCI bridge: Intel Corporation: Unknown device 2418 (rev 01) |
|---|
| 48 | 00:1f.0 ISA bridge: Intel Corporation: Unknown device 2410 (rev 01) |
|---|
| 49 | 00:1f.1 IDE interface: Intel Corporation: Unknown device 2411 (rev 01) |
|---|
| 50 | 00:1f.2 USB Controller: Intel Corporation: Unknown device 2412 (rev 01) |
|---|
| 51 | 00:1f.3 Unknown class [0c05]: Intel Corporation: Unknown device 2413 (rev 01) |
|---|
| 52 | |
|---|
| 53 | The SMBus controller is function 3 in device 1f. |
|---|
| 54 | Class 0c05 is SMBus Serial Controller. |
|---|
| 55 | |
|---|
| 56 | If you do NOT see the 24x3 device at function 3, and you can't |
|---|
| 57 | figure out any way in the BIOS to enable it, |
|---|
| 58 | (and especially if you have an Asus P4B board), |
|---|
| 59 | see prog/hotplug/README.p4b. |
|---|
| 60 | |
|---|
| 61 | The ICH chips are quite similar to Intel's PIIX4 chip, |
|---|
| 62 | at least in the SMBus controller. |
|---|
| 63 | |
|---|
| 64 | See the file i2c-piix4 for some additional information. |
|---|
| 65 | |
|---|
| 66 | |
|---|
| 67 | Process Call Support |
|---|
| 68 | -------------------- |
|---|
| 69 | |
|---|
| 70 | Not supported. |
|---|
| 71 | |
|---|
| 72 | |
|---|
| 73 | I2C Block Read Support |
|---|
| 74 | ---------------------- |
|---|
| 75 | |
|---|
| 76 | The ICH4 supports a special 3-byte address (command code |
|---|
| 77 | plus 2 more bytes) I2C block read. |
|---|
| 78 | The driver and the kernel i2c protocol stack do not |
|---|
| 79 | support this. |
|---|
| 80 | The ICH5 and higher support a standard 1-byte address (command code) |
|---|
| 81 | I2C block read. The driver does support this. |
|---|
| 82 | |
|---|
| 83 | |
|---|
| 84 | SMBus 2.0 Support |
|---|
| 85 | ----------------- |
|---|
| 86 | |
|---|
| 87 | The 82801DB (ICH4) and later chips support several SMBus 2.0 features. |
|---|
| 88 | Kernel and driver support are as follows: |
|---|
| 89 | |
|---|
| 90 | Feature Kernel Driver |
|---|
| 91 | Slave mode no no |
|---|
| 92 | Host notify no no |
|---|
| 93 | Block PEC yes yes |
|---|
| 94 | Hardware PEC yes yes |
|---|
| 95 | |
|---|
| 96 | |
|---|
| 97 | Other ICH4 and later Features |
|---|
| 98 | ----------------------------- |
|---|
| 99 | |
|---|
| 100 | The following additional features are also _not_ supported: |
|---|
| 101 | |
|---|
| 102 | 32 Byte buffer |
|---|
| 103 | |
|---|
| 104 | |
|---|
| 105 | ********************** |
|---|
| 106 | The lm_sensors project gratefully acknowledges the support of |
|---|
| 107 | Texas Instruments in the initial development of this driver. |
|---|
| 108 | |
|---|
| 109 | The lm_sensors project gratefully acknowledges the support of |
|---|
| 110 | Intel in the development of SMBus 2.0 / ICH4 features of this driver. |
|---|
